Forum Discussion

New Contributor

3 years ago

clock control signal problem on Cyclone V GT

I'm working with the Cyclone V GT development board.My design only needs to use frequency divider to get the signal, I tried to use 240MHz to divide the frequency and can get the signal successfully,...

SyafieqS

Super Contributor

3 years ago

Hi Chuang,

Is there any warning/error using the clock control block as suggested as you mentioned not able to do so?

Or still not manage to achieve the frequency desire?

Forum Discussion

clock control signal problem on Cyclone V GT

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E