Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Clock constraints being ignored

I am working on a design on MAX V CPLD : 5M2210ZF324C5 on Quartus II 15.0 version. I have a clock coming from one of the pins and I have create_clock constraint for this as shown below: creat...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

I think you also need a constraint specifying the pin it is connected to.