Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Clock connection problem of PRBS7 pattern

Hi, I'm FPGAs begginer. My device is Stratix IV GX. I tried to get PRBS7 pattern from the device using <StratixIV GX Transceiver Signal Integrity Demonstration Version 9.1> program, and sended ...