Forum Discussion

New Contributor

6 years ago

Changing h2f_user0_clk in Platform Designer (Quartus 18.0 Pro)

I have an Arria 10 with HPS on board. When changing the clock frequency of the h2f_user0_clk in Platform Designer from 100 MHz to 125 MHz, nothing happens. Measuring the clock shows me that it is sti...

KhaiChein_Y_Intel

Regular Contributor

6 years ago

Hi Frank,

When there is a change in the Platform designer, it should be recompiled and the bootloader should be regenerated as well. The HPS settings in the Platform designer are reflected in the handoff files and the handoff folder is the input to the bootloader generation process. You may refer to the flow in https://rocketboards.org/foswiki/Documentation/A10GSRDGeneratingUBootAndUBootDeviceTree

Thanks.

Forum Discussion

Changing h2f_user0_clk in Platform Designer (Quartus 18.0 Pro)

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Timing Slacks inside Altera IP

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy