Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Can't generate netlist output files

hi,

am using TSE mac ip for my project, while compiling upto timequest timing analysis it was succesfull, SOF file is also created, but in EDA netlist writer am getting this below error.

"Error (204012): Can't generate netlist output files because the file "D:/Eil_TSE/eil_tse/triple_speed_ethernet-library/altera_tse_mdio.v" is an OpenCore Plus time-limited file"

how to overcome this error

7 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    You need a license for the Triple Speed Ethernet core if you want to generate a netlist output file. Either buy the license or disable the netlist output (I think you would only need it if you wanted to do simulation or synthesis with an external tool).

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    You need a license for the Triple Speed Ethernet core if you want to generate a netlist output file. Either buy the license or disable the netlist output (I think you would only need it if you wanted to do simulation or synthesis with an external tool).

    --- Quote End ---

    Hi, I obtain the same error:

    Error: Can't generate netlist output files because the file "C:/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_control.v" is an OpenCore Plus time-limited file" (and also for the other parts of tse-library, with a time-limited .sof file at the end).

    So I can't use EDA tool for simulations, also if I have the Full version License for Quartus 9.1, with the expiration in September 2021.

    The full version License is not enough? :confused:

    Thanks in advance
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    No it's not enough, you also need the license for the IP cores you use (the Altera Triple Speed Ethernet core in this case).

    But the question is do you really need EDA for simulation? What are you trying to do? Do you need to simulate the complete design?

    Where did you buy your license? It's quite uncommon to have one that lasts that long.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Yes, I'm trying to simulate the complete design. My system is a university project, I don't know where the license come from... I found this detail in License Setup. I'm trying to use modelsim simulation for the project but create a netlist seems to be impossible...

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    No it's not possible. You can simulate the individual components, but if you really want to simulate the full compiled design, you will need the licenses. You could ask your university if they have them.