Forum Discussion

FFULC's avatar
FFULC
Icon for New Contributor rankNew Contributor
3 years ago

Cannot detect MAX V cpld and Cyclonne 5GX in the same jtag chain

Hi I have a new circuit card design with a Byte Blaster 10 pin header connected via jtag to a MAX 5M40ZE64 and then a Cyclone 5CGXFC5C6. The Quartus programmer cannot detect the chain. When I run...
FFULC's avatar
FFULC
Icon for New Contributor rankNew Contributor
3 years ago

Hi @ak6dn

Yes if I bypass the MAXV I can successfully program the FPGA, I'll need to modify the board to isolate the MAXV. I'll look at that next.

One thing to mention is that I am using MAXV40ZE64 on the MAXV80ZE64 footprint, I presume there are no pin differences ?

Also I have DEV_CLRn and DEV_OEn floating is this an issue? Also all unused IO are floating