Forum Discussion

New Contributor

7 years ago

Cannot configure stratix 10 device with provided bitstreams

The Board Test System (BTS) is able to detect the Stratix 10 FPGA. When we set the the load selector switch (SW3.3) to ON and connect the board to the internet, the factory default design seems to ...

Nooraini_Y_Intel

Frequent Contributor

7 years ago

Hi DAndr6,

Are you able to program the .sof file into the Stratix 10 using the Quartus programmer? Have you try to change the USB Blaster II TCK frequecy to lower frequency such as 16Mhz before programming the .sof?

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd06242013_922.html

Try to check on this.

Regards,

Nooraini

Forum Discussion

Cannot configure stratix 10 device with provided bitstreams

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information