Forum Discussion
Hi Zhang Lan
In general, we don't want to use the PLL lock signal as the reset signal directly. The reset will be an asynchronous reset and some of the PLL lock signals may toggle for a while before they stay in a static state. You must ensure that the asynchronous reset is debounced and filtered. You can refer to Asynchronous Reset section in the link below:
https://www.intel.cn/content/dam/altera-www/global/zh_CN/pdfs/literature/hb/qts/qts_qii51006.pdf
thanks.
Eng Wei
Thanks for your help,
and the information mentioned in the figure below applys to max10 or not ?
- zlan015 years ago
New Contributor
and there are no INIT_DOWN and nINIT_DOWN signal, is there any other signal can be used as the init done signal for the max10 ?
- zlan015 years ago
New Contributor
that is I want to implement the similar reset circuit shown in the above figue in page 5 of AN 891, can I ?
- EngWei_O_Intel5 years ago
Frequent Contributor
Hi Zhang Lan
Nope, this pin isn't available for Max10. Designers typically use an explicit reset signal for the design, which forces all registers into their appropriate values after reset. Intel recommends this practice to reset the device after power-up to restore the proper state.
thanks.
Eng Wei