xytechContributor7 years agoCan A10 INIT_DONE be pulled up to 3.3V? Hi there, We plan to connet INIT_DONE signal to MCU(3.3V) so we could know when A10 FPGA enters user mode. Although INIT_DONE is an Open-Drain output, however, A10 pin-connection guide.pdf page10 ...Show More
xytechContributor7 years ago@ChialingT_Intel Hi Ling, if you are convenient, please help take a look. Thanks.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information