xytechContributor7 years agoCan A10 INIT_DONE be pulled up to 3.3V? Hi there, We plan to connet INIT_DONE signal to MCU(3.3V) so we could know when A10 FPGA enters user mode. Although INIT_DONE is an Open-Drain output, however, A10 pin-connection guide.pdf page10 ...Show More
Recent DiscussionsPossible Incorrect Clock Label in Cyclone IV Handbook Figure 7-8 (DQ/DQS)Request for Technical Meeting – FPGA Selection, ADRV9029 Integration, and Procurement SupportA5E(B) EMIF : LPDDR4 minimum memory clockHelp on understanding Agilex5 speed binning and static powerAgilex 5 high speed JTAG pod ???Solved
