xytechContributor7 years agoCan A10 INIT_DONE be pulled up to 3.3V? Hi there, We plan to connet INIT_DONE signal to MCU(3.3V) so we could know when A10 FPGA enters user mode. Although INIT_DONE is an Open-Drain output, however, A10 pin-connection guide.pdf page10 ...Show More
Recent DiscussionsRSU: Corrupted decision firmware after loading initial RSU image jic (Stratix 10)Solved8 port 10/25G ethernet interface in Stratix 10COD (Country of Diffusion ) for part# '5M40ZE64I5N'Part query<45714>ModelSim-Intel FPGA Starter Edition 18.1 exits with code 211 when pressing Restart button