Forum Discussion
Altera_Forum
Honored Contributor
15 years agoYou should never never divide a clock in logic, always use a PLL. Then in logic create clock enables to move data around at the "lower frequency"
You should never never divide a clock in logic, always use a PLL. Then in logic create clock enables to move data around at the "lower frequency"