Altera_Forum
Honored Contributor
12 years agobandwidth for Cyclone IV(-8 grade) and 32-bit DDR2 SDRAM
I want to use Cyclone IV(-8 grade) and 32-bit DDR2 SDRAM to store
some high bandwidth AD conversion results. But I am not sure if this configuration is feasible or not. Could you please help to answer: - 256-pin or 324-pin Cyclone IV is used, with up to 179 or 193 user I/O pins - 32-bit DDR2 SDRAM with clock at 400MHz , two 16-bit chips are used, total size is 512MB. They need about 50 I/O pins. - 8 channels 8-bit ADC are connected to Cyclone4, with clock at 100MHz, data is produced at 8*100 = 800MBytes/s. They need about 80 I/O pins. I suppose bandwidth for DDR2 is about 400*2*4*0.5 = 1600M Bytes/s. Here I assume read/write efficiency is 0.5. So, I think 512MB DDR2 SDRAM should be able to store about 0.5 second continous ADC conversion results. Besides, 256-pin(F256 package) Cyclone IV EP4CE6/10 seems enough to support this task. Am I right ? thanks for your opinion!