sl242
New Contributor
New ContributorAVST_CLK Timing Constraints for CPU-Based Bitbanging
Hi, In our current product line, we use Cyclone and Arria FPGAs which are configured via Passive Serial mode directly from the host CPU. The implementation uses a simple SPI interface and a few GPIO...
Hello,
If you are using AVST mode, the clk requirement only need to make sure setup and hold time for data and clk is met. There is no strict requirement for clock frequency or skew.
regards,
Farabi
