Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

avalon memory mapped protocol

Hello, I have a question regarding the avalon memory mapped(mm) protocol. we're going to use avalon-mm in pipeline mode (master), while the sopc builder generates the slave part to which we conn...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

This signal can't have any latency because the master must know right away if it can send a new operation. You can avoid having a long path on that signal by defining it as a simple combination of the read/write signals and the output of a flip-flop that you control.