Automatically specify LUT input of Cyclone II device without ECO

I attempt to implement an oscillator inside FPGA using verilog loop. Since delays of 4 LUT inputs(a, b ,c ,d) vary, it's necessary to assign signals to specified LUT inputs to ensure the design is co...