async fifo with variable length

Good day everyone! I have async fifo with variable length in my FPGA project. Read and write clocks have the same frequency, but their phases are different and random. Also clocks are suffering s...