Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Associating a VHDL RECORD with a buffer

I am storing some data into a array of STD. type my_array is array(0 to 7) std_logic_vector(7 downto 0); signal datain : my_array; How do I associated a record with datain? Data comes into my code...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

The 8-bit data comes into my code and I save it into datain. First byte goes into datain[0]. Second byte goes into datain[1]. Etc. When all 8 bytes have been put into datain I want to access these using a record such that my_rec.a