Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Associating a VHDL RECORD with a buffer

I am storing some data into a array of STD. type my_array is array(0 to 7) std_logic_vector(7 downto 0); signal datain : my_array; How do I associated a record with datain? Data comes into my code...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

why not post some more code, in cotext, with what you are doing. Your topic is a little confusing as buffer is a reserved VHDL for a port type (in, out, inout and buffer). And your post shows no documentation of the record type.