Forum Discussion

ALTERA-INSUPPORT22's avatar
ALTERA-INSUPPORT22
Icon for New Contributor rankNew Contributor
2 years ago

Assistance Needed: Trouble Running Bare-Metal Code on second core Cyclone 5 HPS

I am working on intel cyclone 5 hps I have two cores in a processor Core 0 core 1, I want two code to run on two different cores core 0 and core 1 in bare metal . When I run in jtag mode it work...
Board Debug
Configuration
Fpga Devkit
ALTERA-INSUPPORT22's avatar
ALTERA-INSUPPORT22
Icon for New Contributor rankNew Contributor
2 years ago

@JingyangTeh_Altera

Please find core0.c core0.scat core1.c core1.scat in the zip file (attached), you can use your Cyclone V board and other settings.


Also, core 0 reset vector table is managed on startup can you please specify how to manage the reset handle / reset vector table to core 1 so that it jumps to 0x100000

Regards