Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Assignment of virtual pin

resolved. thanks

No RepliesBe the first to reply

Recent Discussions

  • AnttiLukats's avatar
    Can not program Agilex-5 device
    2 hours ago
    AnttiLukats
  • glen-7's avatar
    LPDDR5 single VDD2 rail mode - why is it not supported?
    11 hours ago
    glen-7
  • glen-7's avatar
    Agilex-5: WCK to CK Ratio for LPDDR5
    16 hours ago
    glen-7
  • glen-7's avatar
    Agilex 5: LPDDR5 T-line routing for 1CH x 32 configuration
    16 hours ago
    glen-7
  • kw_arrow's avatar
    MAX10 DDR3 Timing
    20 hours ago
    kw_arrow
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo