Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Arria V interfacing LVDS 2.5 with 3.3V reciever

Hello, I just wanted to check if there are likely to be any problems interfacing the following clock fanout ( http://www.ti.com/lit/ds/symlink/sn65lvds104.pdf ) which is 3.3v with 2.5v IO on th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Hi rmawatson,

When interfacing the Arria V LVDS output with other receiver, you would need to ensure the VCM of the LVDS buffer still within the specification ie 1.25V. If out of the spec, then you might want to consider using AC coupling to reconstruct the VCM to meet the specification to avoid any issue to the device.