Arria 10 SoC EMIF Input clock jitter requirment
Dear Support,
In our design we are using a Intel Arria 10 FPGA: 10AS066H4F34E3SG.
An external CRYSTAL OSCILLATOR (510BCB133M000CAG) is connected to PIN E23-E24, which ensures the input CLK for a DDR3 Memory (IS43TR16512B).
We have checked the Aria 10 datasheet to find requirements regarding the external CRYSTAL OSCILLATOR in terms of jitter, but we could find the information we were looking for.
An input jitter of 10 ps peak-to-peak is mentioned @ Table 55. in the datasheet, but we do not know what type of jitter is it (period jitter/TIE/cycle-to-cycle jitter).
Our CRYSTAL OSCILLATOR (510BCB133M000CAG) has a Period jitter (RMS) of 2.1 ps and Period jitter (Pk-Pk) 18 ps.
Could you send us the proper requirements regarding the external CRYSTAL OSCILLATOR for DDR3 Memory?
Could you also state whether the chosen crystal oscillator meets the requirements of Aria 10? What happens if this requirement is violated?
Thank you for your help!