AlparNew Contributor3 years agoArria 10 SoC EMIF Input clock jitter requirment Dear Support, In our design we are using a Intel Arria 10 FPGA: 10AS066H4F34E3SG. An external CRYSTAL OSCILLATOR (510BCB133M000CAG) is connected to PIN E23-E24, which ensures the input CLK for a...Show More
AdzimZM_AlteraRegular Contributor3 years agoHi Alpar,Is there any further question regarding to this thread?Cheers,Adzim
Recent DiscussionsAGRW027R28A2I2V Thermal ModelWhy does PTA show zero W for F-tiles in Hierarchical Design EditorArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Cannot access SSLC portal for Questa License