Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

ericmtzr's avatar
ericmtzr
Icon for Occasional Contributor rankOccasional Contributor
3 years ago

Arria 10 SoC CPU usage

Are there any further documentation on how to setup CPU1 on the Arria 10 SoC or even an example project? Here are more details. He is thinking about starting to use the second CPU (CPU1) on our pro...
EBERLAZARE_I_Intel's avatar
EBERLAZARE_I_Intel
Icon for Regular Contributor rankRegular Contributor
3 years ago

Hi,


Would this example help?:

https://rocketboards.org/foswiki/Documentation/SoCEDS#Arria_10_Bare_Metal_Example_Using_SoC_EDS_Pro_Edition


Regarding the info on CPU1, please refer thoroughly the Arria 10 SoC HPS TRM UG:

https://www.intel.com/content/www/us/en/docs/programmable/683711/21-2/reset-sequencing.html

https://www.intel.com/content/www/us/en/docs/programmable/683711/21-2/search.html?q=cpu1


More reference:

https://www.intel.com/content/www/us/en/docs/programmable/683192/18-1/using-symmetrical-vs-asymmetrical-multiprocessing.html


Recent Discussions

  • valentyns's avatar
    1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices
    Solved
    41 minutes ago
    valentyns
  • sleh's avatar
    Avalon-ST configuration with Agilex 3 fails
    1 hour ago
    sleh
  • dncmrc1's avatar
    Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required
    2 hours ago
    dncmrc1
  • kw_arrow's avatar
    MAX10 DDR3 Timing
    4 hours ago
    kw_arrow
  • FPGAguy01801's avatar
    Help with BTS and .sof example files for Agilex 7 AGM039EA
    6 hours ago
    FPGAguy01801
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo