SK_VAOccasional Contributor6 years agoArria 10 PCI-e Example design AN690 Hi , I am using PCI-E example design for Arria 10. From the signal tap I could see serdes_pll_locked is high and tx_st_ready is high. But rx_signaldetect is low. I have assigned the Perstn input ...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts