Forum Discussion

Occasional Contributor

6 years ago

Arria 10 PCI-e Example design AN690

Hi , I am using PCI-E example design for Arria 10. From the signal tap I could see serdes_pll_locked is high and tx_st_ready is high. But rx_signaldetect is low. I have assigned the Perstn input ...

BoonT_Intel

Frequent Contributor

6 years ago

Hi, probably you can use this checklist: https://forums.intel.com/s/createarticlepage?articleid=a3g0P0000005RVNQA2&action=view&language=en_US

Usually it is related to the setting from host side because no response from the host side.

Since you are using the common clock from mother block, you need to enter the BIOS and set the PCIe slot correctly.

Forum Discussion

Arria 10 PCI-e Example design AN690

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts