Arria 10 DDR multi-port front end not suported?

Hard MPFE only support is hard memory controller in Cyclone/Arria V.

However, for user that like to connect 2 avalon master to 1 avalon slave in Arria 10 –> They can just connect the connection directly in QSYS (connect the dot). When multiple masters contend for access to a slave, Qsys automatically inserts arbitration logic, which grants access in fairness-based, round-robin order.

You can found the detail in Quartus handbook -> Qsys Interconnect -> Memory mapped Inteface ->Arbitration

https://www.altera.com/en_us/pdfs/literature/hb/qts/qts-qps-handbook.pdf page 459

(This message was posted on behalf of Intel Corporation)