Forum Discussion
Altera_Forum
Honored Contributor
8 years agoYes, thats a warning from timing analysis, not from the design itself.
If you altered the names of the paths in the sdc file - is it possible you got the paths wrong, or you have forgotten some command like derive_pll_clocks from the sdc file?