Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorAnyone with Experience compiling Stratix IV device w/ over 95% utilization.
Having trouble getting timing closure with device which is over 95% full (530 GX). The design is also fast and consumes all the memory (figured i should get my money's worth). Of course 5% remainin...
Altera_ForumHonored Contributor
Honored ContributorWe have a few thousand nets still open. We see a big difference with seeds.
We havent tried import/export since 8.0. Problem back then was that the tool could not deal with all the clocks. Multiple partitions were trying to use same resources.
