Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorAnd operation in VHDL
Hi, How can i use AND logic operation between 2 std_logic_vector?
Altera_ForumHonored Contributor
Honored ContributorYes Included
Honored ContributorHonored ContributorYes Included
