altsyncram file for Modelsim Simulation

In Platform Designer, I have dual port RAM. In Modelsim, I have the verilog Block RAM file. That file calls altsyncram. In simulation, I have test bench and the verilog block RAM file. Where do I fin...