altpll in zero delay buffer mode with negativ slack

Hi, in my design i am generating a 150MHz clock through a pll. I want to use this clock for my gate level/vital testbench too. I configured the altpll megafunction in zero delay buffer mod...