Altera_ForumHonored Contributor10 years agoAltera SOFT LVDS 15.0 problem Hi. I trying to attach Aleta SOST LVDS to my project, but I have next error: Error (15065): Clock input port inclk[0] of PLL "lvds_tx:u17|lvds_0002:lvds_inst|lvds_tx_pll" must be driven by a non...Show More
Recent DiscussionsBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeObsolescence issuesAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationJTAG Chain Broken on Agilex 7-I Dev Kit