Altera PLL cascading

Hi. I'm using Cyclone V E. I have 2 PLLs in project. Can I use a pll cascading feature in this FPGA? Why I can't just connect PLL's one output outclk0 with refclk of PLL two? Whe...