Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Altera_mm_interconnect functionality

Hi All, I have 256 bit input data and 64 bit address in input side of mm_interconnect. In output side 256 bit data and 30 bit address. How this altera_mm_ interconnect tran...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Transfer sizes are based on the data width, not the addressing. So if your data is 256 bits on both the master and slave sides, it will take two cycles to perform two writes, barring any latency options or pipeline settings.