Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorALT_PLL SIMULATION with Cyclone V, cannot get activity on outputs in Modlesim
Hello, I am using Quartus II version 15 and have started with very simple code that only implements the ALT_PLL function and nothing more. The PLL is very basic, 70MHz in, 3 out... 1 at 70MHz 0degree...
Altera_ForumHonored Contributor
Honored ContributorWhat is the PLL lock signal when the issue occur?
