Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

ALT_LVDS timing fails for core clock

Hi, I'm using Quartus 13.1 with a Stratix IV GX dev kit. Trying to implement a simple test design for a 6 bit deserialiser using ALT_LVDS Rx. But I'm getting timing errors in a weird pla...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Thanks Rysc.

Problem resolved as the 'optimize hold timing' option was not selected in the fitter settings.

I checked by opening a fresh golden_top project as well.

The hold timing was not selected.. Pretty cruel btw.

This is Quartus 13.1

And the Stratix IV Gx development kit.

Thanks

ZubairLK