Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

All Guide to use LVDS clock for Cyclone V

Hi, How can I use lvds clock for dedicated input pins of cyclone V?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

https://documentation.altera.com/#/00005773-aa$nt00073007 (https://documentation.altera.com/#/00005773-aa$nt00073007)

Cheers,

Alex

Recent Discussions

  • YogeshaDG's avatar
    Cyclone IV E – PLL Power Track Width Recommendation Clarification
    59 minutes ago
    YogeshaDG
  • DDimitri's avatar
    Operating temperature for 10M08DCF256A7G
    1 hour ago
    DDimitri
  • SYiwe's avatar
    System PLL of Agliex5 PCIE example design cannot be locked after configuration
    1 hour ago
    SYiwe
  • mario's avatar
    Download links not working
    11 hours ago
    mario
  • Serge93's avatar
    JTAG Chain Broken on Agilex 7-I Dev Kit
    22 hours ago
    Serge93
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo