Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

All Guide to use LVDS clock for Cyclone V

Hi, How can I use lvds clock for dedicated input pins of cyclone V?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

https://documentation.altera.com/#/00005773-aa$nt00073007 (https://documentation.altera.com/#/00005773-aa$nt00073007)

Cheers,

Alex

Recent Discussions

  • dncmrc1's avatar
    Arria 10 GX RX max intra-differential pair skew
    4 hours ago
    dncmrc1
  • Shlomi's avatar
    MAX10 Bitstreams Authentication
    10 hours ago
    Shlomi
  • MamaSaru's avatar
    Cyclone 10 GX development board collaterals
    14 hours ago
    MamaSaru
  • lohithkumaar's avatar
    Agilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?
    15 hours ago
    lohithkumaar
  • dwagner's avatar
    AGRW027R28A2I2V Thermal Model
    19 hours ago
    dwagner
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo