Aligning a derived PLL clock with an external clock

option 1: use PLL to generate the 60MHz in phase with PLL 120 input

option 2: use PLL to generate 60/120 at same phase from 120 input.

In either case you are a winner, clocks will be related and synchronised

and you wouldn't need any extra domain crossing work to worry about