Agilex 7 I-Series Dev Kit: PIPE Direct for custom PCIe/CXL controller?

Hi Rong,

Thanks for the detailed reply.

I need to double-check one critical point because Intel docs seem to suggest something different:

• The R-Tile Avalon-ST IP user guide states that in PIPE Direct mode “either one or both of the PCIe and CXL controller stacks are bypassed and the PIPE SerDes interface is exported across EMIB to the FPGA fabric,” which “allows you to implement your own custom controllers in soft IP.” The page notes that in 23.3 there was no design example/testbench generation, but does not say the mode is simulation-only.

• The hardware/software requirements section also lists the Agilex 7 I-Series Dev Kit for design example simulation and hardware tests (wording implies on-board hardware is supported).

• Product pages for AGI027 (I-Series, 2×R-Tile + 1×F-Tile) and AGM039 (M-Series HBM2e, includes R-Tile) explicitly position these kits for PCIe 5.0/CXL work; the M-series kit requires an MCIO cable.

Given your note that “PIPE mode is for simulation only,” could you please clarify the exact status for Quartus Pro 25.1.1?

1. Is PIPE Direct mode hardware-usable in 25.1.1, i.e., can we connect the R-Tile PIPE interface across EMIB to user logic and run a soft PCIe or CXL.io controller in the FPGA fabric on real boards (AGI027/AGM039)? Or is it strictly simulation-only at this time?

2. If hardware is supported, what is the validated flow today?

   • Any required IP revisions/constraints beyond “whole-octet Gen5 base mode; per-lane Rate[2:0] and Powerdown[1:0]”?

   • Which dev kit(s) and example/bring-up materials should we use (even if minimal)? The 23.3 note said “no design example generation”; is there any change in 25.1.1?

3. If it is not hardware-usable yet, is there a planned release where PIPE Direct on R-Tile will be enabled for hardware bring-up, and will AGI027/AGM039 be the supported platforms?

4. For CXL, I understand it’s a separate IP (license + NDA user guide). Under NDA, is there any minimal top-level showing how to expose the R-Tile PIPE interface to user logic (even without a full design example), or is the CXL Base HIP currently the only production-supported path for CXL on R-Tile?

5. Lastly, thanks for confirming the software-driven LTSSM checking; we’ll proceed without a protocol analyzer per your guidance. If PIPE Direct hardware is supported, can that same software monitor LTSSM while our soft controller drives PIPE?

My goal is simple: if PIPE Direct is hardware-usable in 25.1.1, I’ll proceed to prototype a soft PCIe/CXL.io controller on AGI027 (and AGM039 with an MCIO cable); if it’s simulation-only, I’ll adjust plans and stick to the CXL Base HIP path.

Appreciate your clarification!

Best regards,
Yeongmin

https://www.intel.com/content/www/us/en/docs/programmable/683501/22-2-6-0-0/pipe-direct-mode-34567.html

Hi Rong,

Thanks for the details.

To clarify my goal: I want to use PIPE Direct to attach my own (soft) CXL controller implemented in the FPGA fabric to the R-Tile—i.e., not using Intel’s CXL IP and bypassing the hard PCIe/CXL stacks.

Could you please confirm whether this is hardware-feasible on Agilex (R-Tile)?

• Is there any hardware-exposed PIPE Direct interface on R-Tile beyond simulation-only?
• If yes, which development kit(s), documents/examples, and enablement (NDA/license) are required?
• If no, can you confirm there is no supported path to implement a soft CXL controller that directly drives R-Tile via PIPE Direct?

For context, I have a CXL-capable host available (no protocol analyzer). I’m also considering the M-Series DK with MCIO as you noted.

Appreciate your guidance.

Best regards,
Yeongmin Shin