Forum Discussion
FvM
Super Contributor
11 months agoHi,
despite of beeing able to compile 504 MBPS SERDES in FPGA fabric with SDR clock, I basically agree that Agilex 5 SERDES features are diasppointing, even compared to low cost FPGA series like Cyclone 10 GX. The lack of standard SERDES widths, e.g. 10 commonly used for 8b/10b encoded data makes it unsuitable for many standard communication applications.
Regards
Frank