Forum Discussion

KWang97's avatar
KWang97
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

After watchdog for dual-config is enabled, the FPGA seems like not work properly every dozens of seconds. Why?

FPGA communicates with another FPGA with PHY chip. Normally(watchdog enable checkbox not checked), the PHY link led is always off when communication is good. While after I enble watchdog for dual-con...
JohnT_Altera's avatar
JohnT_Altera
Icon for Regular Contributor rankRegular Contributor
6 years ago

Hi,

May I know if you have On Chip Flash IP in your design?

The design example that I provide is for your to create a sof file which can use it to update the UFM flash using rpd or writing directly to the exact location. Recompilation is not needed once you created the sof file for you to modify the UFM memory anytime.