Forum Discussion
CHebl
New Contributor
5 years agoFurther Info about IP Generation:
ATX PLL:
"Seperate Waitrequest and Status PreSICE" is enabled
CSR and Capability registers are enabled
Reset Controller:
pll_pd duration is 1 us
All other durations set to 70 us and automatic mode