Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Afraid of integers and variables...

Hi, I'm still learning a lot about VHDL and I have this question (and it may sound stupid :p). I have the feeling that using variables in VHDL is not good. Maybe because it's confusing in ...