Altera_ForumHonored Contributor15 years agoADC, DAC problem in audio codec Hy, I want to configure in ADC and DAC mode the audio codec. I want fs=48khz, so i need a fmclk=12.288mhz. How can i obtain sa 12.288 mhz frequency from 50 mhz clock? Is it ok is i di...Show More
Altera_ForumHonored Contributor15 years agoThe straightforward way is by using a PLL. Check it out with Megawizard Plug-In Manager.
Recent DiscussionsPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5E