Accelerate design performance

I strongly agree with Rysc about connecting reset to the dedicated port.

The confusion comes from the terminology:

data passess from reg to reg and needs be synchronised at each stage.

but reset comes from a source and ends at every reg.

reset thus is synchronised at source and need not be resynchronised at reg.

In other words it is always applied pre-synchronised.