Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorabout "create a clk in TA"
I used some wire or register to be a clk . but i dont assign a clk attribute to it in TA, so i get warning "Warning: Node: global_reset:u7|byte_read_clk was determined to be a clock but was found wit...
Altera_ForumHonored Contributor
Honored ContributorNo, clock enables are a signal for the flip-flop.
In Verilog, something like this always @(posedge clk, reset) begin if (reset) begin // reset goes here end else if (enable) begin // logic goes here end end This template will map to logic where the flip-flops have a clock enable input. In FPGAs, all forms of clocks generated by logic tend to suffer skew and usually they make it harder to achiieve the timmings.
