Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributora strange problem!
module zhengxing(clk_200M, rst, data_in, data_out ); input clk_200M; input rst; input data_in; output data_out; reg data_out; reg [2:0]counter; reg [1:0]state; parameter low...
Altera_ForumHonored Contributor
Honored Contributori change the clk from 200M to 20M,but it also didn't work; my fpga is ep2c5t144c8
