Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

A question about cyclone iv ddr2 pin assignment

Hi,

I have a question about cyclone iv ddr2 pin assignment.

There is a rule about ssn that no more than 9 output/bidirectional pins within 12 consecutive pads are allowed when the voltage reference pins are driving in.The OUTPUT_ENABLE_GROUP assignment could bypass the rule above.

My question is that if using OUTPUT_ENABLE_GROUP assignment,and the design finally includes more than 9 output/bidirectional pins within 12 consecutive pads, is there something unstable or questionable for fpga?
No RepliesBe the first to reply