Forum Discussion

Honored Contributor

16 years ago

A problem with using DCFIFO (lpm_fifo)

Hello! In my design I have a 8bit x 4 words dual-clock fifo component (LPM_FIFO+) and I observe a very strange behaviour or the wrfull output signal. Since I have fifo 4 word-deep I expect...

Altera_Forum

Honored Contributor

15 years ago

Could the virtual jtag megafunction (http://www.altera.com/literature/ug/ug_virtualjtag.pdf) help you? It will require some work to set up, but you can sent/receive vectors to your designs through that interface.

Forum Discussion

A problem with using DCFIFO (lpm_fifo)

Recent Discussions

B32A (1591) Package Mechanical Drawing

JTAG Chain Broken on Agilex 7-I Dev Kit

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration